Sciweavers

122 search results - page 2 / 25
» In Situ Design of Register Operations
Sort
View
ICCD
2006
IEEE
103views Hardware» more  ICCD 2006»
14 years 6 months ago
Reduce Register Files Leakage Through Discharging Cells
— We propose a low-leakage register file cell design based on the observation that the physical registers in a superscalar processor have very short life cycles. When a register...
Lingling Jin, Wei Wu, Jun Yang 0002, Chuanjun Zhan...
MICRO
1993
IEEE
97views Hardware» more  MICRO 1993»
14 years 1 months ago
Register renaming and dynamic speculation: an alternative approach
In this paper, we present a novel mechanism that implements register renaming, dynamic speculation and precise interrupts. Renaming of registers is performed during the instructio...
Mayan Moudgill, Keshav Pingali, Stamatis Vassiliad...
ENVSOFT
2000
70views more  ENVSOFT 2000»
13 years 9 months ago
Modeling soil pile bioremediation
A model is presented for the analysis of bioremediation applied to an ex situ soil pile. The approach is based on the remediation of a pile containing the contaminated soil, which...
Fehmidakhatun A. Mesania, Aaron A. Jennings
HPCA
2012
IEEE
12 years 5 months ago
Flexible register management using reference counting
Conventional out-of-order processors that use a unified physical register file allocate and reclaim registers explicitly using a free list that operates as a circular queue. We ...
Steven Battle, Andrew D. Hilton, Mark Hempstead, A...
ASAP
2007
IEEE
112views Hardware» more  ASAP 2007»
13 years 11 months ago
Scheduling Register-Allocated Codes in User-Guided High-Level Synthesis
In high-level synthesis, as for compilers, an important question is when register assignment should take place. Unlike compilers for which the processor architecture is given, syn...
Alain Darte, C. Quinson