Sciweavers

1139 search results - page 72 / 228
» Increasing the throughput of HomePNA
Sort
View
ASSETS
2005
ACM
13 years 11 months ago
Toward Goldilocks' pointing device: determining a "just right" gain setting for users with physical impairments
We designed and evaluated an agent that recommends a pointing device gain for a given user, with mixed success. 12 participants with physical impairments used the Input Device Age...
Heidi Horstmann Koester, Edmund F. LoPresti, Richa...
HPCA
2001
IEEE
14 years 9 months ago
An Architectural Evaluation of Java TPC-W
The use of the Java programming language for implementing server-side application logic is increasing in popularity, yet there is very little known about the architectural require...
Harold W. Cain, Ravi Rajwar, Morris Marden, Mikko ...
OSDI
2008
ACM
14 years 9 months ago
SR-IOV Networking in Xen: Architecture, Design and Implementation
SR-IOV capable network devices offer the benefits of direct I/O throughput and reduced CPU utilization while greatly increasing the scalability and sharing capabilities of the devi...
Yaozu Dong, Zhao Yu, Greg Rose
ASAP
2008
IEEE
146views Hardware» more  ASAP 2008»
14 years 3 months ago
A multi-FPGA application-specific architecture for accelerating a floating point Fourier Integral Operator
Many complex systems require the use of floating point arithmetic that is exceedingly time consuming to perform on personal computers. However, floating point operators are also h...
Jason Lee, Lesley Shannon, Matthew J. Yedlin, Gary...
CODES
2007
IEEE
14 years 3 months ago
Performance and resource optimization of NoC router architecture for master and slave IP cores
System-on-Chip architectures incorporate several IP cores with well defined master and slave characteristics in terms of on-chip communication. The paper presents a parameterized ...
Glenn Leary, Krishna Mehta, Karam S. Chatha