Sciweavers

2784 search results - page 93 / 557
» Instruction Level Parallelism
Sort
View
158
Voted
IEEEPACT
2005
IEEE
15 years 8 months ago
Instruction Based Memory Distance Analysis and its Application
Feedback-directed Optimization has become an increasingly important tool in designing and building optimizing compilers as itprovides a means to analyze complexprogram behavior th...
Changpeng Fang, Steve Carr, Soner Önder, Zhen...
VLSISP
2008
106views more  VLSISP 2008»
15 years 2 months ago
Architecture Considerations for Multi-Format Programmable Video Processors
Many different video processor architectures exist. Its architecture gives a processor strength for a particular application. Hardwired logic yields the best performance/cost, but ...
Jonah Probell
BIRTHDAY
2005
Springer
15 years 8 months ago
Towards MultiMedia Instruction in Safe and Secure Systems
Abstract. The aim of the MMiSS project is the construction of a multimedia Internet-based adaptive educational system. Its content will initially cover a whole curriculum in the ar...
Bernd Krieg-Brückner
IEEEPACT
2008
IEEE
15 years 9 months ago
Feature selection and policy optimization for distributed instruction placement using reinforcement learning
Communication overheads are one of the fundamental challenges in a multiprocessor system. As the number of processors on a chip increases, communication overheads and the distribu...
Katherine E. Coons, Behnam Robatmili, Matthew E. T...
109
Voted
ISCA
2006
IEEE
137views Hardware» more  ISCA 2006»
15 years 8 months ago
Multiple Instruction Stream Processor
Microprocessor design is undergoing a major paradigm shift towards multi-core designs, in anticipation that future performance gains will come from exploiting threadlevel parallel...
Richard A. Hankins, Gautham N. Chinya, Jamison D. ...