Sciweavers

120 search results - page 9 / 24
» Instructor Selector Generation from Architecture Description
Sort
View
CODES
2005
IEEE
15 years 9 months ago
Automatic network generation for system-on-chip communication design
With growing system complexities, system-level communication design is becoming increasingly important and advanced, network-oriented communication architectures become necessary....
Dongwan Shin, Andreas Gerstlauer, Rainer Döme...
145
Voted
CRV
2006
IEEE
206views Robotics» more  CRV 2006»
15 years 10 months ago
Toward an Application of Content-Based Video Indexing to Computer- Assisted Descriptive Video
This paper presents the status of a project targeting the development of content-based video indexing tools, to assist a human in the generation of descriptive video for the hard ...
Langis Gagnon, France Laliberté, Marc Lalon...
139
Voted
RSP
2005
IEEE
155views Control Systems» more  RSP 2005»
15 years 9 months ago
Optimization Techniques for ADL-Driven RTL Processor Synthesis
Nowadays, Architecture Description Languages (ADLs) are getting popular to speed up the development of complex SoC design, by performing the design space explon a higher level of ...
Oliver Schliebusch, Anupam Chattopadhyay, Ernst Ma...
SAMOS
2005
Springer
15 years 9 months ago
Automatic ADL-Based Assembler Generation for ASIP Programming Support
Abstract. Systems-on-Chip (SoCs) may be built upon general purpose CPUs or application-specific instruction-set processors (ASIPs). On the one hand, ASIPs allow a tradeoff betwee...
Leonardo Taglietti, José O. Carlomagno Filh...
IPPS
1998
IEEE
15 years 8 months ago
PACE: Processor Architectures for Circuit Emulation
We describe a family of reconfigurable parallel architectures for logic emulation. They are supposed to be applicable like conventional FPGAs, while covering a larger range of circ...
Reiner Kolla, Oliver Springauf