Sciweavers

279 search results - page 25 / 56
» Intellectual Property Metering
Sort
View
MSE
2003
IEEE
102views Hardware» more  MSE 2003»
14 years 25 days ago
Introducing The Concept Of Design Reuse Into Undergraduate Digital Design Curriculum
Intellectual property (IP) reuse based system design is becoming an industry standard recently. However, current educational system is not effective in the training of engineers ...
Gang Qu
ESTIMEDIA
2003
Springer
14 years 23 days ago
EPIC-Explorer: A Parameterized VLIW-based Platform Framework for Design Space Exploration
— The constant increase in levels of integration and the reduction of the time-to-market have led to the definition of new methodologies stressing reuse. This involves not only ...
Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi,...
CODES
2000
IEEE
13 years 12 months ago
Parameterized system design
Continued growth in chip capacity has led to new methodologies stressing reuse, not only of pre-designed processing components, but even of entire pre-designed architectures. To b...
Tony Givargis, Frank Vahid
DATE
2000
IEEE
90views Hardware» more  DATE 2000»
13 years 12 months ago
Fast Cache and Bus Power Estimation for Parameterized System-on-a-Chip Design
We present a technique for fast estimation of the power consumed by the cache and bus sub-system of a parameterized system-on-a-chip design for a given application. The technique ...
Jörg Henkel, Tony Givargis, Frank Vahid
ICCD
2000
IEEE
94views Hardware» more  ICCD 2000»
13 years 12 months ago
Synthesis and Optimization of Interface Hardware between IP's Operating at Different Clock Frequencies
In system-on-a-chip design, interfacing of Intellectual Property(IP) blocks is one of the most important issues. Since most IP’s are provided by different vendors, they have dif...
Bong-Il Park, Hoon Choi, In-Cheol Park, Chong-Min ...