Sciweavers

816 search results - page 44 / 164
» Interconnect design methods for memory design
Sort
View
ISSS
2002
IEEE
127views Hardware» more  ISSS 2002»
14 years 17 days ago
Validation in a Component-Based Design Flow for Multicore SoCs
Currently, since many SoCs include heterogeneous components such as CPUs, DSPs, ASICs, memories, buses, etc., system integration becomes a major step in the design flow. To enable...
Ahmed Amine Jerraya, Sungjoo Yoo, Aimen Bouchhima,...
FMCAD
2009
Springer
14 years 2 months ago
Scaling VLSI design debugging with interpolation
—Given an erroneous design, functional verification returns an error trace exhibiting a mismatch between the specification and the implementation of a design. Automated design ...
Brian Keng, Andreas G. Veneris
ATS
2005
IEEE
104views Hardware» more  ATS 2005»
14 years 1 months ago
Leakage Current Based Stabilization Scheme for Robust Sense-Amplifier Design for Yield Enhancement in Nano-scale SRAM
In this paper, we develop a method to analyze the probability of access failure in SRAM array (due to random Vt variation in transistors) by jointly considering variations in cell...
Saibal Mukhopadhyay, Arijit Raychowdhury, Hamid Ma...
ICUMT
2009
13 years 5 months ago
A new approach to the design of wireless data broadcasting systems: An analysis-based cost-effective scheme
Abstract--A new approach to the design of wireless data broadcasting systems is introduced. The proposed approach is based on the mathematical analysis of the aforementioned system...
Christos Liaskos, Sophia G. Petridou, Georgios I. ...
TVLSI
2010
13 years 2 months ago
Low-Power Multimedia System Design by Aggressive Voltage Scaling
Mobile multimedia systems are growing in complexity, scalability and thus correspondingly in their implementation challenges. By design, these systems have built-in error resilienc...
Fadi J. Kurdahi, Ahmed M. Eltawil, Kang Yi, Stanle...