Sciweavers

731 search results - page 52 / 147
» Interconnect modeling for improved system-level design optim...
Sort
View
DAC
2008
ACM
14 years 8 months ago
Path smoothing via discrete optimization
A fundamental problem in timing-driven physical synthesis is the reduction of critical paths in a design. In this work, we propose a powerful new technique that moves (and can als...
Michael D. Moffitt, David A. Papa, Zhuo Li, Charle...
ICNC
2009
Springer
14 years 2 months ago
Reducing Boarding Time: Synthesis of Improved Genetic Algorithms
—With the aim to minimize boarding time and devise procedures for boarding strategies, this paper develop the synthesis of Improved Genetic Algorithms and simulation. This paper ...
Kang Wang
CSIE
2009
IEEE
14 years 2 months ago
An Improved Algorithm of Digital Watermarking Based on Wavelet Transform
In this paper, a digital image watermarking technique based on Discrete Wavelet Transform (DWT) will be proposed. This scheme is designed utilizing principles deriving from the hu...
Jianhong Sun, Junsheng Li, Zhiyong Li
ICMCS
1994
IEEE
110views Multimedia» more  ICMCS 1994»
13 years 11 months ago
Improving Continuous-Media Playback Performance with In-Kernel Data Paths
Continuous media playback suffers when a station's operating system offers insufficient 1/0 throughput. Conventional 1/0 system structures support a memory-oriented read and ...
Kevin R. Fall, Joseph Pasquale
TCAD
2008
93views more  TCAD 2008»
13 years 7 months ago
Chip Optimization Through STI-Stress-Aware Placement Perturbations and Fill Insertion
Starting at the 65-nm node, stress engineering to improve the performance of transistors has been a major industry focus. An intrinsic stress source--shallow trench isolation (STI)...
Andrew B. Kahng, Puneet Sharma, Rasit Onur Topalog...