Sciweavers

139 search results - page 9 / 28
» Internode: Internal Node Logic Computational Model
Sort
View
FSKD
2006
Springer
106views Fuzzy Logic» more  FSKD 2006»
13 years 11 months ago
Fuzzy Optimization for Security Sensors Deployment in Collaborative Intrusion Detection System
This paper argues about the deployment positions of Network-based Intrusion Detection System and suggests the "Distributed Network Security Sensors" distributed among the...
Chengchen Hu, Zhen Liu, Zhen Chen, Bin Liu
LCN
2007
IEEE
14 years 2 months ago
Modified Algorithms for Multilevel GRSB Protocol
— GRSB - Guaranteed, Reliable, Secure Broadcast - is a protocol that provides reliable and secure broadcast / multicast communications [1,2]. It can be implemented in many types ...
Mohammad Asadul Hoque, S. M. Iftekharul Amin, Md. ...
DAC
2006
ACM
14 years 1 months ago
Visibility enhancement for silicon debug
Several emerging Design-for-Debug (DFD) methodologies are addressing silicon debug by making internal signal values and other data observable. Most of these methodologies require ...
Yu-Chin Hsu, Fur-Shing Tsai, Wells Jong, Ying-Tsai...
DAC
1995
ACM
13 years 11 months ago
Extreme Delay Sensitivity and the Worst-Case Switching Activity in VLSI Circuits
Abstract We observe that the switching activity at a circuit node, also called the transition density, can be extremely sensitive to the circuit internal delays. As a result, sligh...
Farid N. Najm, Michael Y. Zhang
TCAD
1998
127views more  TCAD 1998»
13 years 7 months ago
Gate-level power estimation using tagged probabilistic simulation
In this paper, we present a probabilistic simulation technique to estimate the power consumption of a cmos circuit under a general delay model. This technique is based on the noti...
Chih-Shun Ding, Chi-Ying Tsui, Massoud Pedram