Sciweavers

10600 search results - page 72 / 2120
» Issues in process architecture
Sort
View
APCSAC
2005
IEEE
14 years 4 months ago
Energy-Effective Instruction Fetch Unit for Wide Issue Processors
Continuing advances in semiconductor technology and demand for higher performance will lead to more powerful, superpipelined and wider issue processors. Instruction caches in such ...
Juan L. Aragón, Alexander V. Veidenbaum
HPCA
2005
IEEE
14 years 11 months ago
Software Directed Issue Queue Power Reduction
The issue logic of a superscalar processor dissipates a large amount of static and dynamic power. Furthermore, its power density makes it a hot-spot requiring expensive cooling sy...
Antonio González, Jaume Abella, Michael F. ...
ISCC
2003
IEEE
14 years 4 months ago
On the Issues of IP Traceback for IPv6 and Mobile IPv6
As the Internet becomes pervasive, the vulnerability of some fundamental design aspects of the Internet has also become significant. Among which, Denial-of-Service (DoS) and Distr...
Henry C. J. Lee, Miao Ma, Vrizlynn L. L. Thing, Yi...
HIPEAC
2009
Springer
14 years 3 months ago
HeDGE: Hybrid Dataflow Graph Execution in the Issue Logic
Abstract. Exposing more instruction-level parallelism in out-of-order superscalar processors requires increasing the number of dynamic in-flight instructions. However, large instru...
Suriya Subramanian, Kathryn S. McKinley
WETICE
1997
IEEE
14 years 3 months ago
Reliability, Scalability and Robustness Issues in IRI*
Over the past two years, we have used the IRI (Interactive Remote Instruction) system to teach several live interactive classes with students in different cities. While this syste...
Ehab S. Al-Shaer, Alaa Youssef, Hussein M. Abdel-W...