Sciweavers

460 search results - page 82 / 92
» Limits of Control Flow on Parallelism
Sort
View
ICPADS
2008
IEEE
14 years 3 months ago
Dynamic Resource Allocation in Enterprise Systems
It is common that Internet service hosting centres use several logical pools to assign server resources to different applications, and that they try to achieve the highest total r...
James Wen Jun Xue, Adam P. Chester, Ligang He, Ste...
ICS
2003
Tsinghua U.
14 years 1 months ago
Inferential queueing and speculative push for reducing critical communication latencies
Communication latencies within critical sections constitute a major bottleneck in some classes of emerging parallel workloads. In this paper, we argue for the use of Inferentially...
Ravi Rajwar, Alain Kägi, James R. Goodman
MICRO
2010
IEEE
153views Hardware» more  MICRO 2010»
13 years 6 months ago
Throughput-Effective On-Chip Networks for Manycore Accelerators
As the number of cores and threads in manycore compute accelerators such as Graphics Processing Units (GPU) increases, so does the importance of on-chip interconnection network des...
Ali Bakhoda, John Kim, Tor M. Aamodt
ADHOC
2011
13 years 3 months ago
A QoS-aware routing mechanism for multi-channel multi-interface ad-hoc networks
To accommodate real-time multimedia application while satisfying application QoS requirements in a wireless ad-hoc network, we need QoS control mechanisms. In this paper, we propo...
Shinsuke Kajioka, Naoki Wakamiya, Hiroki Satoh, Mo...
HPCA
2001
IEEE
14 years 9 months ago
Reevaluating Online Superpage Promotion with Hardware Support
fipical translation lookaside buffers (TLBs)can map a far smaller region of memory than application footprints demand, and the cost of handling TLB misses therefore limits the per...
Zhen Fang, Lixin Zhang, John B. Carter, Wilson C. ...