Sciweavers

331 search results - page 15 / 67
» Limits on Multiple Instruction Issue
Sort
View
ISCA
1998
IEEE
139views Hardware» more  ISCA 1998»
14 years 1 months ago
Simultaneous Multithreading: Maximizing On-Chip Parallelism
This paper examines simultaneous multithreading, a technique permitting several independent threads to issue instructions to a superscalar's multiple functional units in a si...
Dean M. Tullsen, Susan J. Eggers, Henry M. Levy
MICRO
1996
IEEE
173views Hardware» more  MICRO 1996»
14 years 29 days ago
Java Bytecode to Native Code Translation: The Caffeine Prototype and Preliminary Results
The Java bytecode language is emerging as a software distribution standard. With major vendors committed to porting the Java run-time environment to their platforms, programs in J...
Cheng-Hsueh A. Hsieh, John C. Gyllenhaal, Wen-mei ...
ISCA
2010
IEEE
176views Hardware» more  ISCA 2010»
14 years 1 months ago
Forwardflow: a scalable core for power-constrained CMPs
Chip Multiprocessors (CMPs) are now commodity hardware, but commoditization of parallel software remains elusive. In the near term, the current trend of increased coreper-socket c...
Dan Gibson, David A. Wood
ICPR
2008
IEEE
14 years 3 months ago
Challenging issues in iterative intelligent medical search
Searching for medical information on the Web is highly popular these days. To facilitate ordinary people to perform medical search and preliminary disease self-diagnosis, we have ...
Gang Luo, Chunqiang Tang
DASFAA
2004
IEEE
80views Database» more  DASFAA 2004»
14 years 16 days ago
Emergent Semantics Principles and Issues
Information and communication infrastructures underwent a rapid and extreme decentralization process over the past decade: From a world of statically and partially connected centra...
Karl Aberer, Philippe Cudré-Mauroux, Aris M...