Sciweavers

1929 search results - page 332 / 386
» Load Balancing with Memory
Sort
View
IPPS
2006
IEEE
14 years 3 months ago
Performance evaluation of wormhole routed network processor-memory interconnects
Network line cards are experiencing ever increasing line rates, random data bursts, and limited space. Hence, they are more vulnerable than other processormemory environments, to ...
Taskin Koçak, Jacob Engel
ISCAS
2006
IEEE
142views Hardware» more  ISCAS 2006»
14 years 3 months ago
An efficient texture cache for programmable vertex shaders
Vertex texturing is state-of-the-art functionality of vertex. Thus, traditional texture caches used in RE are not the 3D geometry processor. However, it aggravates the always appli...
Seunghyun Cho, Chang-Hyo Yu, Lee-Sup Kim
SAC
2006
ACM
14 years 3 months ago
Adapting software components by structure fragmentation
We present in this paper an approach aiming at adapting software components. It focuses on adapting component structures instead of adapting component services. Among the motivati...
Gautier Bastide, Abdelhak Seriai, Mourad Oussalah
ACSAC
2005
IEEE
14 years 2 months ago
Exploiting Independent State For Network Intrusion Detection
Network intrusion detection systems (NIDSs) critically rely on processing a great deal of state. Often much of this state resides solely in the volatile processor memory accessibl...
Robin Sommer, Vern Paxson
ISCA
2005
IEEE
118views Hardware» more  ISCA 2005»
14 years 2 months ago
Continuous Optimization
This paper presents a hardware-based dynamic optimizer that continuously optimizes an application’s instruction stream. In continuous optimization, dataflow optimizations are p...
Brian Fahs, Todd M. Rafacz, Sanjay J. Patel, Steve...