Sciweavers

7 search results - page 1 / 2
» Load and store reuse using register file contents
Sort
View
DSN
2007
IEEE
14 years 5 months ago
Using Register Lifetime Predictions to Protect Register Files against Soft Errors
— Device scaling and large integration increase the vulnerability of microprocessors to transient errors. One of the structures where errors can be most harmful is the register ï...
Pablo Montesinos, Wei Liu, Josep Torrellas
MICRO
2000
IEEE
107views Hardware» more  MICRO 2000»
14 years 2 months ago
Register integration: a simple and efficient implementation of squash reuse
Register integration (or simply integration) is a mechanism for incorporating speculative results directly into a sequential execution using data-dependence relationships. In this...
Amir Roth, Gurindar S. Sohi
ISCA
1999
IEEE
94views Hardware» more  ISCA 1999»
14 years 3 months ago
Storageless Value Prediction Using Prior Register Values
This paper presents a technique called register value prediction (RVP) which uses a type of locality called register-value reuse. By predicting that an instruction will produce th...
Dean M. Tullsen, John S. Seng
CODES
2004
IEEE
14 years 2 months ago
Compiler-directed code restructuring for reducing data TLB energy
Prior work on TLB power optimization considered circuit and architectural techniques. A recent software-based technique for data TLBs has considered the possibility of storing the...
Mahmut T. Kandemir, Ismail Kadayif, Guilin Chen