Sciweavers

155 search results - page 12 / 31
» Low Power Techniques for Digital GaAs VLSI
Sort
View
GLVLSI
2007
IEEE
172views VLSI» more  GLVLSI 2007»
14 years 1 months ago
The effect of temperature on cache size tuning for low energy embedded systems
Energy consumption is a major concern in embedded computing systems. Several studies have shown that cache memories account for about 40% or more of the total energy consumed in t...
Hamid Noori, Maziar Goudarzi, Koji Inoue, Kazuaki ...
SBCCI
2009
ACM
187views VLSI» more  SBCCI 2009»
14 years 4 days ago
Design of low complexity digital FIR filters
The multiplication of a variable by multiple constants, i.e., the multiple constant multiplications (MCM), has been a central operation and performance bottleneck in many applicat...
Levent Aksoy, Diego Jaccottet, Eduardo Costa
ARVLSI
1995
IEEE
220views VLSI» more  ARVLSI 1995»
13 years 11 months ago
Optimization of combinational and sequential logic circuits for low power using precomputation
Precomputation is a recently proposed logic optimization technique which selectively disables the inputs of a sequential logic circuit, thereby reducing switching activity and pow...
José Monteiro, John Rinderknecht, Srinivas ...
ISLPED
2007
ACM
104views Hardware» more  ISLPED 2007»
13 years 9 months ago
Low power soft-output signal detector design for wireless MIMO communication systems
Energy-efficient realization of soft-output signal detection is of great importance in emerging high-speed multiple-input multiple-output (MIMO) wireless communication systems. T...
Sizhong Chen, Tong Zhang
GLVLSI
2009
IEEE
262views VLSI» more  GLVLSI 2009»
13 years 5 months ago
Power distribution paths in 3-D ICS
Distributing power and ground to a vertically integrated system is a complex and difficult task. Interplane communication and power delivery are achieved by through silicon vias (...
Vasilis F. Pavlidis, Giovanni De Micheli