Sciweavers

155 search results - page 8 / 31
» Low Power Techniques for Digital GaAs VLSI
Sort
View
DSD
2002
IEEE
110views Hardware» more  DSD 2002»
14 years 13 days ago
A Design for a Low-Power Digital Matched Filter Applicable to W-CDMA
This paper presents a design for a low-power digital matched filter (DMF) applicable to Wideband-Code Division Multiple Access (W-CDMA), which is a Direct-Sequence Spread-Spectrum...
Shoji Goto, Takashi Yamada, Norihisa Takayarna, Yo...
TVLSI
2002
100views more  TVLSI 2002»
13 years 7 months ago
Architectural strategies for low-power VLSI turbo decoders
Abstract--The use of "turbo codes" has been proposed for several applications, including the development of wireless systems, where highly reliable transmission is requir...
Guido Masera, M. Mazza, Gianluca Piccinini, F. Vig...
DFT
2005
IEEE
132views VLSI» more  DFT 2005»
13 years 9 months ago
Low Power BIST Based on Scan Partitioning
A built-in self-test (BIST) scheme is presented which both reduces overhead for detecting random-pattern-resistant (r.p.r.) faults as well as reduces power consumption during test...
Jinkyu Lee, Nur A. Touba
VLSISP
2010
148views more  VLSISP 2010»
13 years 5 months ago
Energy-efficient Hardware Architecture and VLSI Implementation of a Polyphase Channelizer with Applications to Subband Adaptive
Abstract Polyphase channelizer is an important component of subband adaptive filtering systems. This paper presents an energy-efficient hardware architecture and VLSI implementatio...
Yongtao Wang, Hamid Mahmoodi, Lih-Yih Chiou, Hunso...
ISVLSI
2005
IEEE
126views VLSI» more  ISVLSI 2005»
14 years 1 months ago
Adaptive Power Management in Software Radios Using Resolution Adaptive Analog to Digital Converters
The popularity of Software Radios is increasing, as they have become one of the important emerging technologies in mobile communications. One of the major challenges during develo...
Daniel Hostetler, Yuan Xie