331 search results - page 5 / 67 » Low power implementation of a turbo-decoder on programmable ... |
151
click to vote
VLSISP
1998
15 years 5 months ago
1998
This paper describes the architecture and the performance of a new programmable 16-bit Digital Signal Processor (DSP) engine. It is developed specifically for next generation wire...
141
click to vote
ERSA
2006
15 years 7 months ago
2006
- This paper presents the design and implementation methodology of some low power programmable FIR filtering IP cores targeting SoRC and compares their performance in term of area,...
155
click to vote
ISLPED
1995
ACM
15 years 9 months ago
1995
ACM
Analog techniques can lead to ultra-efficient computational systems when applied to the right applications. The problem of associative memory is well suited to array-based analog ...
154
click to vote
HPCC
2007
Springer
15 years 12 months ago
2007
Springer
Abstract. Low-power design became crucial with the widespread use of the embedded systems, where a small battery has to last for a long period. The embedded processors need to ef...
189
click to vote
DSD
2006
IEEE
15 years 11 months ago
2006
IEEE
The Advanced Encryption Standard (AES) algorithm has become the default choice for various security services in numerous applications. In this paper we present an AES encryption h...