Sciweavers

331 search results - page 62 / 67
» Low power implementation of a turbo-decoder on programmable ...
Sort
View
VEE
2010
ACM
327views Virtualization» more  VEE 2010»
16 years 21 days ago
AASH: an asymmetry-aware scheduler for hypervisors
Asymmetric multicore processors (AMP) consist of cores exposing the same instruction-set architecture (ISA) but varying in size, frequency, power consumption and performance. AMPs...
Vahid Kazempour, Ali Kamali, Alexandra Fedorova
IPSN
2003
Springer
15 years 11 months ago
Acoustic Target Tracking Using Tiny Wireless Sensor Devices
With the advancement of MEMS technologies, wireless networks consist of tiny sensor devices hold the promise of revolutionizing sensing in a wide range of application domains becau...
Qixin Wang, Wei-Peng Chen, Rong Zheng, Kihwal Lee,...
CDES
2006
158views Hardware» more  CDES 2006»
15 years 7 months ago
A Double Precision Floating Point Multiplier Suitably Designed for FPGAs and ASICs
In this paper, a double precision IEEE 754 floating-point multiplier with high speed and low power is presented. The bottleneck of any double precision floatingpoint multiplier des...
Himanshu Thapliyal, Vishal Verma, Hamid R. Arabnia
MOBICOM
2010
ACM
15 years 6 months ago
Directional antenna diversity for mobile devices: characterizations and solutions
We report a first-of-its-kind realization of directional transmission for smartphone-like mobile devices using multiple passive directional antennas, supported by only one RF chai...
Ardalan Amiri Sani, Lin Zhong, Ashutosh Sabharwal
VLSID
2005
IEEE
87views VLSI» more  VLSID 2005»
16 years 6 months ago
Synthesis of Asynchronous Circuits Using Early Data Validity
Interest in asynchronous circuit design is increasing due to its promise of efficient designs. The quiescent nature of asynchronous circuits allows them to remain in a stable stat...
Nitin Gupta, Doug A. Edwards