Sciweavers

82 search results - page 14 / 17
» Low power logic synthesis for XOR based circuits
Sort
View
ISQED
2007
IEEE
136views Hardware» more  ISQED 2007»
14 years 1 months ago
Strain Silicon Optimization for Memory and Logic in Nano-Scale CMOS
Straining of silicon improves mobility of carriers resulting in speed enhancement for transistors in CMOS technology. Traditionally, silicon straining is applied in a similar ad-h...
Rajani Kuchipudi, Hamid Mahmoodi
FPGA
2006
ACM
224views FPGA» more  FPGA 2006»
13 years 11 months ago
Flexible implementation of genetic algorithms on FPGAs
In this paper, we propose a technique to flexibly implement genetic algorithms for various problems on FPGAs. For the purpose, we propose a basic architecture for GA which consist...
Tatsuhiro Tachibana, Yoshihiro Murata, Naoki Shiba...
ARITH
2009
IEEE
14 years 2 months ago
Unified Approach to the Design of Modulo-(2n +/- 1) Adders Based on Signed-LSB Representation of Residues
Moduli of the form 2n ± 1, which greatly simplify certain arithmetic operations in residue number systems (RNS), have been of longstanding interest. A steady stream of designs fo...
Ghassem Jaberipur, Behrooz Parhami
DAC
2008
ACM
14 years 8 months ago
Type-matching clock tree for zero skew clock gating
Clock skew minimization is always very important in the clock tree synthesis. Due to clock gating, the clock tree may include different types of logic gates, e.g., AND gates, OR g...
Chia-Ming Chang, Shih-Hsu Huang, Yuan-Kai Ho, Jia-...
EH
2002
IEEE
266views Hardware» more  EH 2002»
14 years 10 days ago
Towards Evolvable Analog Fuzzy Logic Controllers
Fuzzy Logic has proved to be a very powerful technique in the discipline of system control. A Fuzzy Logic Controller is defined by a collection of fuzzy if-then rules and a set of...
José Franco Machado do Amaral, Jorge Lu&iac...