Sciweavers

5 search results - page 1 / 1
» Lower Bounds on Test Resources for Scheduled Data Flow Graph...
Sort
View
DAC
1996
ACM
14 years 3 months ago
Lower Bounds on Test Resources for Scheduled Data Flow Graphs
Ishwar Parulkar, Sandeep K. Gupta, Melvin A. Breue...
GLVLSI
2000
IEEE
104views VLSI» more  GLVLSI 2000»
14 years 3 months ago
A new technique for estimating lower bounds on latency for high level synthesis
In this paper we present a novel and fast estimation technique that produces tight latency lower bounds for Data Flow Graphs representing time critical segments of the application...
Helvio P. Peixoto, Margarida F. Jacome
ISSS
2000
IEEE
127views Hardware» more  ISSS 2000»
14 years 3 months ago
Lower Bound Estimation for Low Power High-Level Synthesis
This paper addresses the problem of estimating lower bounds on the power consumption in scheduled data flow graphs with a fixed number of allocated resources prior to binding. T...
Lars Kruse, Eike Schmidt, Gerd Jochens, Ansgar Sta...
CORR
2007
Springer
154views Education» more  CORR 2007»
13 years 10 months ago
Application of a design space exploration tool to enhance interleaver generation
This paper presents a methodology to efficiently explore the design space of communication adapters. In most digital signal processing (DSP) applications, the overall performance ...
Cyrille Chavet, Philippe Coussy, Pascal Urard, Eri...
ASPDAC
2005
ACM
109views Hardware» more  ASPDAC 2005»
14 years 4 months ago
Optimal module and voltage assignment for low-power
– Reducing power consumption through high-level synthesis has attracted a growing interest from researchers due to its large potential for power reduction. In this work we study ...
Deming Chen, Jason Cong, Junjuan Xu