Sciweavers

262 search results - page 27 / 53
» MAME: A Compression Function with Reduced Hardware Requireme...
Sort
View
DATE
2005
IEEE
122views Hardware» more  DATE 2005»
14 years 1 months ago
Resource Sharing and Pipelining in Coarse-Grained Reconfigurable Architecture for Domain-Specific Optimization
Coarse-grained reconfigurable architectures aim to achieve both goals of high performance and flexibility. However, existing reconfigurable array architectures require many resour...
Yoonjin Kim, Mary Kiemb, Chulsoo Park, Jinyong Jun...
DATE
2005
IEEE
117views Hardware» more  DATE 2005»
14 years 1 months ago
Low Cost Task Migration Initiation in a Heterogeneous MP-SoC
Run-time task migration in a heterogeneous multiprocessor System-on-Chip (MP-SoC) is a challenge that requires cooperation between the task and the operating system. In task migra...
Vincent Nollet, Prabhat Avasare, Jean-Yves Mignole...
DATE
2003
IEEE
87views Hardware» more  DATE 2003»
14 years 21 days ago
FPGA-Based Implementation of a Serial RSA Processor
In this paper we present an hardware implementation of the RSA algorithm for public-key cryptography. The RSA algorithm consists in the computation of modular exponentials on larg...
Antonino Mazzeo, Luigi Romano, Giacinto Paolo Sagg...
VLDB
2004
ACM
169views Database» more  VLDB 2004»
14 years 22 days ago
Database Tuning Advisor for Microsoft SQL Server 2005
The Database Tuning Advisor (DTA) that is part of Microsoft SQL Server 2005 is an automated physical database design tool that significantly advances the state-of-the-art in sever...
Sanjay Agrawal, Surajit Chaudhuri, Lubor Koll&aacu...
ISCAS
1999
IEEE
102views Hardware» more  ISCAS 1999»
13 years 11 months ago
Power and signal integrity improvement in ultra high-speed current mode logic
Current mode (ECL) logic has long been the option of choice in those applications requiring logic functions at multigigahertz rates. This trend continues despite the obvious very ...
Hien Ha, Forrest Brewer