Sciweavers

262 search results - page 46 / 53
» MAME: A Compression Function with Reduced Hardware Requireme...
Sort
View
VLSID
2009
IEEE
115views VLSI» more  VLSID 2009»
14 years 8 months ago
Efficient Techniques for Directed Test Generation Using Incremental Satisfiability
Functional validation is a major bottleneck in the current SOC design methodology. While specification-based validation techniques have proposed several promising ideas, the time ...
Prabhat Mishra, Mingsong Chen
IWMM
2009
Springer
130views Hardware» more  IWMM 2009»
14 years 1 months ago
A component model of spatial locality
Good spatial locality alleviates both the latency and bandwidth problem of memory by boosting the effect of prefetching and improving the utilization of cache. However, convention...
Xiaoming Gu, Ian Christopher, Tongxin Bai, Chengli...
CCGRID
2006
IEEE
14 years 1 months ago
Closing Cluster Attack Windows Through Server Redundancy and Rotations
— It is well-understood that increasing redundancy in a system generally improves the availability and dependability of the system. In server clusters, one important form of redu...
Yih Huang, David Arsenault, Arun Sood
EUROMICRO
2005
IEEE
14 years 29 days ago
Naked Objects versus Traditional Mobile Platform Development: A Comparative Case Study
It has been suggested that use of the Naked Objects pattern could contribute to business agility of applications and reduce the amount of the application code up to 75 percent in ...
Heikki Keränen, Pekka Abrahamsson
RSP
2003
IEEE
149views Control Systems» more  RSP 2003»
14 years 18 days ago
Rapid Scheduling of Efficient VLSI Architectures for Next-Generation HSDPA
In this paper, an efficient design flow integrating Mentor Graphics Precesion C and HDL designer is derived. In this hybrid prototyping environment, efficient FPGA architectures a...
Yuanbin Guo, Gang Xu, Dennis McCain, Joseph R. Cav...