Sciweavers

47 search results - page 9 / 10
» Machine-adaptable dynamic binary translation
Sort
View
ISCA
2008
IEEE
205views Hardware» more  ISCA 2008»
14 years 1 months ago
VEAL: Virtualized Execution Accelerator for Loops
Performance improvement solely through transistor scaling is becoming more and more difficult, thus it is increasingly common to see domain specific accelerators used in conjunc...
Nathan Clark, Amir Hormati, Scott A. Mahlke
PDPTA
2000
13 years 8 months ago
The KIT COSMOS Processor: Introducing CONDOR
Abstract In this paper, we propose a microprocessor architecture which eciently utilizes nextgeneration semiconductor technology. While the technology makes it possible to integrat...
Toshinori Sato, Itsujiro Arita
DATE
2006
IEEE
123views Hardware» more  DATE 2006»
14 years 1 months ago
Constructing portable compiled instruction-set simulators: an ADL-driven approach
Instruction set simulators are common tools used for the development of new architectures and embedded software among countless other functions. This paper presents a framework th...
Joseph D'Errico, Wei Qin
ASPLOS
2000
ACM
13 years 11 months ago
Software Profiling for Hot Path Prediction: Less is More
Recently, there has been a growing interest in exploiting profile information in adaptive systems such as just-in-time compilers, dynamic optimizers and, binary translators. In th...
Evelyn Duesterwald, Vasanth Bala
BMCBI
2006
179views more  BMCBI 2006»
13 years 7 months ago
Multiscale Hy3S: Hybrid stochastic simulation for supercomputers
Background: Stochastic simulation has become a useful tool to both study natural biological systems and design new synthetic ones. By capturing the intrinsic molecular fluctuation...
Howard Salis, Vassilios Sotiropoulos, Yiannis N. K...