Sciweavers

391 search results - page 7 / 79
» Massively parallel processing on a chip
Sort
View
VLUDS
2010
212views Visualization» more  VLUDS 2010»
13 years 2 months ago
Open Problems in Computational Steering of Massive Parallel Unstructured Grid Based CFD Simulations
Traditionally, analysis of flow fields resulting from computational fluid dynamics (CFD) calculations is a sequential process. The flow area defined by surrounding geometry is tes...
Christian Wagner
IPPS
2006
IEEE
14 years 1 months ago
Multiprocessor on chip: beating the simulation wall through multiobjective design space exploration with direct execution
Design space exploration of multiprocessors on chip requires both automatic performance analysis techniques and efficient multiprocessors configuration performance evaluation. Pr...
Riad Ben Mouhoub, Omar Hammami
CORR
2011
Springer
211views Education» more  CORR 2011»
12 years 11 months ago
Programming Massively Parallel Architectures using MARTE: a Case Study
—Nowadays, several industrial applications are being ported to parallel architectures. These applications take advantage of the potential parallelism provided by multiple core pr...
Antonio Wendell De Oliveira Rodrigues, Fréd...
ISHPC
1997
Springer
13 years 11 months ago
Resource Management Methods for General Purpose Massively Parallel OS SSS-Core
We propose two resource management methods; a scheduling policy that re ects resource consumption states and a memory-replacement strategy based on page classi cation under distrib...
Yojiro Nobukuni, Takashi Matsumoto, Kei Hiraki
ASAP
2006
IEEE
169views Hardware» more  ASAP 2006»
14 years 1 months ago
A Design Methodology for Hardware Acceleration of Adaptive Filter Algorithms in Image Processing
Massively parallel processor array architectures can be used as hardware accelerators for a plenty of dataflow dominant applications. Bilateral filtering is an example of a stat...
Hritam Dutta, Frank Hannig, Jürgen Teich, Ben...