1095 search results - page 101 / 219 » Measuring the Performance of Parallel Message-Based Process ... |
ISPASS
2010
IEEE
14 years 2 months ago
2010
IEEE
—While many-core accelerator architectures, such as today’s Graphics Processing Units (GPUs), offer orders of magnitude more raw computing power than contemporary CPUs, their m...
ARITH
1999
IEEE
14 years 8 days ago
1999
IEEE
The design and implementation of a double precision floating-point IEEE-754 standard adder is described which uses "flagged prefix addition" to merge rounding with the s...
IPPS
2007
IEEE
14 years 2 months ago
2007
IEEE
The rapid revolution in microprocessor chip architecture due to multicore technology is presenting unprecedented challenges to the application developers as well as system softwar...
QOSA
2010
Springer
13 years 12 months ago
2010
Springer
Abstract. Software performance prediction methods are typically validated by taking an appropriate software system, performing both performance predictions and performance measurem...
ICRA
2005
IEEE
14 years 1 months ago
2005
IEEE
—A new lightweight planar parallel platform aims to greatly improve operational speed of electronic manufacturing process and to realize a “smart parallel platform” through t...