1095 search results - page 24 / 219 » Measuring the Performance of Parallel Message-Based Process ... |
FCCM
2006
IEEE
14 years 1 months ago
2006
IEEE
This paper presents a novel reconfigurable data flow processing architecture that promises high performance by explicitly targeting both fine- and course-grained parallelism. This...
ICDCS
2002
IEEE
14 years 21 days ago
2002
IEEE
Attainment of software performance assurances in open, largely unpredictable environments has recently become an important focus for real-time research. Unlike closed embedded sys...
HPCN
1997
Springer
13 years 12 months ago
1997
Springer
The performance attained by parallel programs executed on multiprocessor systems is largely in uenced both by the characteristics of the code and by those of the system architectu...
VLSID
2004
IEEE
14 years 8 months ago
2004
IEEE
With increasing demands for high performance by embedded systems, especially by digital signal processing applications, embedded processors must increase available instruction lev...
HPCA
2000
IEEE
14 years 5 days ago
2000
IEEE
The paper presents PowerMANNA - a distributed-memory parallel computer system based on the 64-Bit PowerPC processor MPC620. The PowerMANNA node architecture supports all the sophi...