Sciweavers

1095 search results - page 73 / 219
» Measuring the Performance of Parallel Message-Based Process ...
Sort
View
ISCA
2005
IEEE
144views Hardware» more  ISCA 2005»
14 years 1 months ago
Scalable Load and Store Processing in Latency Tolerant Processors
Memory latency tolerant architectures support thousands of in-flight instructions without scaling cyclecritical processor resources, and thousands of useful instructions can compl...
Amit Gandhi, Haitham Akkary, Ravi Rajwar, Srikanth...
ACMICEC
2004
ACM
106views ECommerce» more  ACMICEC 2004»
14 years 1 months ago
Measuring e-government impact: existing practices and shortcomings
Public administrations of all over the world invest an enormous amount of resources in e-government. How the success of egovernment can be measured is often not clear. E-governmen...
Rob M. Peters, Marijn Janssen, Tom M. van Engers
DAC
2008
ACM
14 years 9 months ago
Design of high performance pattern matching engine through compact deterministic finite automata
Pattern matching relies on deterministic finite automata (DFA) to search for predefined patterns. While a bit-DFA method is recently proposed to exploit the parallelism in pattern...
Piti Piyachon, Yan Luo
CORR
2011
Springer
181views Education» more  CORR 2011»
13 years 2 months ago
Lightweight Service Oriented Architecture for Pervasive Computing
Pervasive computing appears like a new computing era based on networks of objects and devices evolving in a real world, radically different from distributed computing, based on ne...
Jean-Yves Tigli, Stephane Lavirotte, Gaëtan R...
ICASSP
2008
IEEE
14 years 2 months ago
High-performance scheduling algorithm for partially parallel LDPC decoder
In this paper, we propose a new scheduling algorithm for the overlapped message passing decoding, which can be applied to general low-density parity check (LDPC) codes. The partia...
Cheng-Zhou Zhan, Xin-Yu Shih, An-Yeu Wu