Sciweavers

1095 search results - page 79 / 219
» Measuring the Performance of Parallel Message-Based Process ...
Sort
View
PDPTA
1996
13 years 9 months ago
Performance of a Multiprocessor Multidisk CD-ROM Image Server
Professionals in various elds such as medical imaging, biology, and civil engineering require rapid access to huge amounts of image data. Multimedia interfaces further increase t...
Rolf Muralt, Benoit A. Gennart, Bernard Krummenach...
FPL
2005
Springer
172views Hardware» more  FPL 2005»
14 years 1 months ago
An FPGA Network Architecture for Accelerating 3DES - CBC
This paper presents a DES/3DES core that will support Cipher Block Chaining (CBC) and also has a built in keygen that together take up about 10% of the resources in a Xilinx Virte...
Chin Mun Wee, Peter R. Sutton, Neil W. Bergmann
IPPS
2007
IEEE
14 years 2 months ago
Optimized Inverted List Assignment in Distributed Search Engine Architectures
We study efficient query processing in distributed web search engines with global index organization. The main performance bottleneck in this case is due to the large amount of i...
Jiangong Zhang, Torsten Suel
ISCAS
2005
IEEE
133views Hardware» more  ISCAS 2005»
14 years 1 months ago
Minimal activity mixed-signal VLSI architecture for real-time linear transforms in video
Abstract— The mixed-signal processor performs digital vectormatrix multiplication using internally analog fine-grain parallel computing. The three-transistor CID/DRAM unit cell ...
Rafal Karakiewicz, Roman Genov
SASP
2009
IEEE
238views Hardware» more  SASP 2009»
14 years 2 months ago
Hardware acceleration of multi-view face detection
—This paper presents a parallelized architecture for hardware acceleration of multi-view face detection. In our architecture, the multi-view face detection system generates rotat...
Junguk Cho, Bridget Benson, Ryan Kastner