Sciweavers

3202 search results - page 487 / 641
» Memory access scheduling
Sort
View
ICSM
2003
IEEE
14 years 1 months ago
DART: A Framework for Regression Testing "Nightly/daily Builds" of GUI Applications
“Nightly/daily building and smoke testing” have become widespread since they often reveal bugs early in the software development process. During these builds, software is comp...
Atif M. Memon, Ishan Banerjee, Nada Hashmi, Adithy...
CASES
2003
ACM
14 years 1 months ago
Programming challenges in network processor deployment
Programming multi-processor ASIPs, such as network processors, remains an art due to the wide variety of architectures and due to little support for exploring different implement...
Chidamber Kulkarni, Matthias Gries, Christian Saue...
CASES
2003
ACM
14 years 1 months ago
Reducing code size with echo instructions
In an embedded system, the cost of storing a program onchip can be as high as the cost of a microprocessor. Compressing an application’s code to reduce the amount of memory requ...
Jeremy Lau, Stefan Schoenmackers, Timothy Sherwood...
DATE
2010
IEEE
156views Hardware» more  DATE 2010»
14 years 1 months ago
Domain specific architecture for next generation wireless communication
—In order to solve the challenges in processor design for the next generation wireless communication systems, this paper first proposes a system level design flow for communicati...
Botao Zhang, Hengzhu Liu, Heng Zhao, Fangzheng Mo,...
ISCA
2002
IEEE
96views Hardware» more  ISCA 2002»
14 years 1 months ago
Dynamic Fine-Grain Leakage Reduction Using Leakage-Biased Bitlines
Leakage power is dominated by critical paths, and hence dynamic deactivation of fast transistors can yield large savings. We introduce metrics for comparing fine-grain dynamic de...
Seongmoo Heo, Kenneth C. Barr, Mark Hampton, Krste...