Sciweavers

331 search results - page 65 / 67
» Minimizing Energies with Hierarchical Costs
Sort
View
VLSID
2007
IEEE
206views VLSI» more  VLSID 2007»
14 years 10 months ago
MAX: A Multi Objective Memory Architecture eXploration Framework for Embedded Systems-on-Chip
Today's feature-rich multimedia products require embedded system solution with complex System-on-Chip (SoC) to meet market expectations of high performance at a low cost and l...
T. S. Rajesh Kumar, C. P. Ravikumar, R. Govindaraj...
IPSN
2010
Springer
14 years 4 months ago
A system for distributed event detection in wireless sensor networks
Event detection is a major issue for applications of wireless sensor networks. In order to detect an event, a sensor network has to identify which application-specific incident h...
Georg Wittenburg, Norman Dziengel, Christian Warte...
ISCA
2009
IEEE
148views Hardware» more  ISCA 2009»
14 years 4 months ago
Memory mapped ECC: low-cost error protection for last level caches
This paper presents a novel technique, Memory Mapped ECC, which reduces the cost of providing error correction for SRAM caches. It is important to limit such overheads as processo...
Doe Hyun Yoon, Mattan Erez
IPSN
2007
Springer
14 years 4 months ago
FlashDB: dynamic self-tuning database for NAND flash
FlashDB is a self-tuning database optimized for sensor networks using NAND flash storage. In practical systems flash is used in different packages such as on-board flash chips,...
Suman Nath, Aman Kansal
CF
2010
ACM
14 years 2 months ago
Interval-based models for run-time DVFS orchestration in superscalar processors
We develop two simple interval-based models for dynamic superscalar processors. These models allow us to: i) predict with great accuracy performance and power consumption under va...
Georgios Keramidas, Vasileios Spiliopoulos, Stefan...