Sciweavers

2836 search results - page 563 / 568
» Model Checking for Software Architectures
Sort
View
VLDB
2007
ACM
145views Database» more  VLDB 2007»
14 years 7 months ago
Executing Stream Joins on the Cell Processor
Low-latency and high-throughput processing are key requirements of data stream management systems (DSMSs). Hence, multi-core processors that provide high aggregate processing capa...
Bugra Gedik, Philip S. Yu, Rajesh Bordawekar
MICRO
2009
IEEE
132views Hardware» more  MICRO 2009»
14 years 2 months ago
EazyHTM: eager-lazy hardware transactional memory
Transactional Memory aims to provide a programming model that makes parallel programming easier. Hardware implementations of transactional memory (HTM) suffer from fewer overhead...
Sasa Tomic, Cristian Perfumo, Chinmay Eishan Kulka...
INFOCOM
2000
IEEE
14 years 1 days ago
RMX: Reliable Multicast for Heterogeneous Networks
—Although IP Multicast is an effective network primitive for best-effort, large-scale, multi-point communication, many multicast applications such as shared whiteboards, multi-pl...
Yatin Chawathe, Steven McCanne, Eric A. Brewer
ASPLOS
2008
ACM
13 years 9 months ago
Accelerating two-dimensional page walks for virtualized systems
Nested paging is a hardware solution for alleviating the software memory management overhead imposed by system virtualization. Nested paging complements existing page walk hardwar...
Ravi Bhargava, Ben Serebrin, Francesco Spadini, Sr...
IADIS
2004
13 years 9 months ago
Prototype of Cyber Assistant Professor: CAP
To reduce the production cost of 3D-CG educational contents for e-Learning system and to improve the capability of self-learning system, we developed a new self-learning system ba...
Hiroshi Matsuda, Yoshiaki Shindo