Sciweavers

5239 search results - page 1026 / 1048
» Model-Integrated Embedded Systems
Sort
View
FPGA
2007
ACM
150views FPGA» more  FPGA 2007»
14 years 5 months ago
FPGA-friendly code compression for horizontal microcoded custom IPs
Shrinking time-to-market and high demand for productivity has driven traditional hardware designers to use design methodologies that start from high-level languages. However, meet...
Bita Gorjiara, Daniel Gajski
IESS
2007
Springer
165views Hardware» more  IESS 2007»
14 years 5 months ago
Data Reuse Driven Memory and Network-On-Chip Co-Synthesis
NoCs present a possible communication infrastructure solution to deal with increased design complexity and shrinking time-to-market. The communication infrastructure is a signific...
Ilya Issenin, Nikil Dutt
LCTRTS
2007
Springer
14 years 5 months ago
Tetris: a new register pressure control technique for VLIW processors
The run-time performance of VLIW (very long instruction word) microprocessors depends heavily on the effectiveness of its associated optimizing compiler. Typical VLIW compiler pha...
Weifeng Xu, Russell Tessier
OOPSLA
2007
Springer
14 years 5 months ago
The design and implementation of formal monitoring techniques
In runtime monitoring, a programmer specifies a piece of code to execute when a trace of events occurs during program execution. Previous and related work has shown that runtime m...
Eric Bodden
RWEB
2007
Springer
14 years 5 months ago
Semantic Descriptions in an Enterprise Search Solution
Today customers want to use powerful search engines for their huge and increasing content repositories. Full-text-only products with simple result lists are not enough to satisfy t...
Uwe Crenze, Stefan Köhler, Kristian Hermsdorf...
« Prev « First page 1026 / 1048 Last » Next »