168 search results - page 3 / 34 » Modeling Assembly Instruction Timing in Superscalar Architec... |
MICRO
2002
IEEE
14 years 1 days ago
2002
IEEE
Multimedia processing on embedded devices requires an architecture that leads to high performance, low power consumption, reduced design complexity, and small code size. In this p...
ISCA
1998
IEEE
13 years 11 months ago
1998
IEEE
This paper examines simultaneous multithreading, a technique permitting several independent threads to issue instructions to a superscalar's multiple functional units in a si...
ISCA
2000
IEEE
13 years 11 months ago
2000
IEEE
Reconfigurable hardware has the potential for significant performance improvements by providing support for application−specific operations. We report our experience with Chimae...
ASPLOS
1992
ACM
13 years 11 months ago
1992
ACM
The foremost goal of superscalar processor design is to increase performance through the exploitation of instruction-level parallelism (ILP). Previous studies have shown that spec...
SAMOS
2004
Springer
14 years 14 days ago
2004
Springer
Today’s Application Specific Instruction-set Processor (ASIP) design methodology often employs centralized Architecture Description Language (ADL) processor models, from which s...