Sciweavers

553 search results - page 88 / 111
» Modeling GPU-CPU workloads and systems
Sort
View
MICRO
2010
IEEE
153views Hardware» more  MICRO 2010»
13 years 7 months ago
Throughput-Effective On-Chip Networks for Manycore Accelerators
As the number of cores and threads in manycore compute accelerators such as Graphics Processing Units (GPU) increases, so does the importance of on-chip interconnection network des...
Ali Bakhoda, John Kim, Tor M. Aamodt
ICS
2001
Tsinghua U.
14 years 2 months ago
Cache performance for multimedia applications
The caching behavior of multimedia applications has been described as having high instruction reference locality within small loops, very large working sets, and poor data cache p...
Nathan T. Slingerland, Alan Jay Smith
CP
2010
Springer
13 years 8 months ago
An Integrated Business Rules and Constraints Approach to Data Centre Capacity Management
A recurring problem in data centres is that the constantly changing workload is not proportionally distributed over the available servers. Some resources may lay idle while others ...
Roman van der Krogt, Jacob Feldman, James Little, ...
DAC
2004
ACM
14 years 10 months ago
Circuit-aware architectural simulation
Architectural simulation has achieved a prominent role in the system design cycle by providing designers the ability to quickly examine a wide variety of design choices. However, ...
Seokwoo Lee, Shidhartha Das, Valeria Bertacco, Tod...
EUROSYS
2009
ACM
14 years 7 months ago
Improving the responsiveness of internet services with automatic cache placement
The backends of today’s Internet services rely heavily on caching at various layers both to provide faster service to common requests and to reduce load on back-end components. ...
Alexander Rasmussen, Emre Kiciman, V. Benjamin Liv...