Sciweavers

564 search results - page 36 / 113
» Modeling Hard-Disk Power Consumption
Sort
View
DAC
2007
ACM
14 years 8 months ago
GlitchMap: An FPGA Technology Mapper for Low Power Considering Glitches
In 90-nm technology, dynamic power is still the largest power source in FPGAs [1], and signal glitches contribute a large portion of the dynamic power consumption. Previous powera...
Lei Cheng, Deming Chen, Martin D. F. Wong
CORR
2008
Springer
118views Education» more  CORR 2008»
13 years 7 months ago
The price of certainty: "waterslide curves" and the gap to capacity
The classical problem of reliable point-to-point digital communication is to achieve a low probability of error while keeping the rate high and the total power consumption small. ...
Anant Sahai, Pulkit Grover
ICC
2007
IEEE
134views Communications» more  ICC 2007»
14 years 1 months ago
Performance Analysis of Polling based TDMA MAC Protocols with Sleep and Wakeup Cycles
— In sensor networks, MAC protocols based on Time Division Multiple Access (TDMA) with wakeup and sleep periods have attracted considerable interest because of their low power co...
Haiming Yang, Biplab Sikdar
CODES
2005
IEEE
14 years 1 months ago
A power estimation methodology for systemC transaction level models
Majority of existing works on system level power estimation have focused on the processor, while there are very few that address power consumption of peripherals in a SoC. With th...
Nagu R. Dhanwada, Ing-Chao Lin, Vijay Narayanan
DAC
2009
ACM
14 years 8 months ago
Power modeling of graphical user interfaces on OLED displays
Emerging organic light-emitting diode (OLED)-based displays obviate external lighting; and consume drastically different power when displaying different colors, due to their emiss...
Mian Dong, Yung-Seok Kevin Choi, Lin Zhong