Sciweavers

810 search results - page 109 / 162
» Modeling User Runtime Estimates
Sort
View
NOCS
2008
IEEE
14 years 4 months ago
Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip
We present a methodology to debug a SOC by concentrating on its communication. Our extended communication model includes a) multiple signal groups per interface protocol at each I...
Bart Vermeulen, Kees Goossens, Siddharth Umrani
ICS
2007
Tsinghua U.
14 years 4 months ago
Automatic nonblocking communication for partitioned global address space programs
Overlapping communication with computation is an important optimization on current cluster architectures; its importance is likely to increase as the doubling of processing power ...
Wei-Yu Chen, Dan Bonachea, Costin Iancu, Katherine...
MICRO
2006
IEEE
191views Hardware» more  MICRO 2006»
13 years 10 months ago
CAPSULE: Hardware-Assisted Parallel Execution of Component-Based Programs
Since processor performance scalability will now mostly be achieved through thread-level parallelism, there is a strong incentive to parallelize a broad range of applications, inc...
Pierre Palatin, Yves Lhuillier, Olivier Temam
SIGMOD
2005
ACM
126views Database» more  SIGMOD 2005»
14 years 3 months ago
Page Quality: In Search of an Unbiased Web Ranking
In a number of recent studies [4, 8] researchers have found that because search engines repeatedly return currently popular pages at the top of search results, popular pages tend ...
Junghoo Cho, Sourashis Roy, Robert Adams
EUROSYS
2007
ACM
14 years 7 months ago
STMBench7: a benchmark for software transactional memory
Software transactional memory (STM) is a promising technique for controlling concurrency in modern multi-processor architectures. STM aims to be more scalable than explicit coarse...
Rachid Guerraoui, Michal Kapalka, Jan Vitek