2097 search results - page 390 / 420 » Modeling and Simulation of Hardware Software Systems with CD... |
134
click to vote
DAC
2004
ACM
16 years 4 months ago
2004
ACM
ion of Assembler Programs for Symbolic Worst Case Execution Time Analysis Tobias Schuele Tobias.Schuele@informatik.uni-kl.de Klaus Schneider Klaus.Schneider@informatik.uni-kl.de Re...
122
click to vote
ISCA
2008
IEEE
15 years 9 months ago
2008
IEEE
Recently, Network-on-Chip (NoC) architectures have gained popularity to address the interconnect delay problem for designing CMP / multi-core / SoC systems in deep sub-micron tech...
142
click to vote
JUCS
2000
15 years 2 months ago
2000
: This paper presents an evaluation of our Scheduled Dataflow (SDF) Processor. Recent focus in the field of new processor architectures is mainly on VLIW (e.g. IA-64), superscalar ...
121
click to vote
MEMBRANE
2009
Springer
15 years 9 months ago
2009
Springer
em is a computing model, which abstracts from the way the living cells process chemical compounds in their compartmental structure. The regions defined by a membrane structure con...
135
click to vote
FASE
2006
Springer
15 years 6 months ago
2006
Springer
Techniques for inferring a regular language, in the form of a finite automaton, from a sufficiently large sample of accepted and nonaccepted input words, have been employed to cons...