588 search results - page 54 / 118 » Modeling and Verifying Circuits Using Generalized Relative T... |
103
click to vote
EOR
2006
15 years 2 months ago
2006
When two competing and incompatible products coexist in a market, potential users face a choice between the two products and the alternative of deferring the decision. This paper ...
104
Voted
GLVLSI
2009
IEEE
15 years 9 months ago
2009
IEEE
In the context of formal verification Bounded Model Checking (BMC) has shown to be very powerful for large industrial designs. BMC is used to check whether a circuit satisfies a...
110
Voted
CASES
2006
ACM
15 years 6 months ago
2006
ACM
We present a new technique for compiling run-time reconfigurable hardware designs. Run-time reconfigurable embedded systems can deliver promising benefits over implementations in ...
101
Voted
WSC
2007
15 years 4 months ago
2007
Workflow analysis is an important component in the simulation of construction operations. It involves creating a specific number of work requests for a crew every time period, com...
143
Voted
ICCAD
1999
IEEE
15 years 6 months ago
1999
IEEE
In this paper we present new methods for fast justification and propagation in the implication graph (IG) which is the core data structure of our SAT based implication engine. As ...