Sciweavers

38 search results - page 3 / 8
» Modeling wire delay, area, power, and performance in a simul...
Sort
View
MICRO
2003
IEEE
109views Hardware» more  MICRO 2003»
14 years 3 months ago
TLC: Transmission Line Caches
It is widely accepted that the disproportionate scaling of transistor and conventional on-chip interconnect performance presents a major barrier to future high performance systems...
Bradford M. Beckmann, David A. Wood
PATMOS
2004
Springer
14 years 3 months ago
A Dual Low Power and Crosstalk Immune Encoding Scheme for System-on-Chip Buses
Abstract. Crosstalk causes logical errors due to data dependent delay degradation as well as energy consumption and is considered the biggest signal integrity challenge for long on...
Zahid Khan, Tughrul Arslan, Ahmet T. Erdogan
IWCMC
2006
ACM
14 years 4 months ago
Modeling key agreement in multi-hop ad hoc networks
Securing multicast communications in ad hoc networks has become one of the most challenging research directions in the areas of wireless networking and security. This is especiall...
Giovanni Di Crescenzo, Maria Striki, John S. Baras
COMCOM
2008
138views more  COMCOM 2008»
13 years 10 months ago
MRP: Wireless mesh networks routing protocol
Wireless Mesh Networks (WMNs) are one of the few commonly implemented types of mobile ad-hoc networks (MANETs); several companies offer WMNs for broadband Internet access and for ...
Jangeun Jun, Mihail L. Sichitiu
ANCS
2009
ACM
13 years 8 months ago
Design of a scalable nanophotonic interconnect for future multicores
As communication-centric computing paradigm gathers momentum due to increased wire delays and excess power dissipation with technology scaling, researchers have focused their atte...
Avinash Karanth Kodi, Randy Morris