6836 search results - page 253 / 1368 » Modelling Web-Oriented Architectures |
140
click to vote
ISCAS
2002
IEEE
15 years 9 months ago
2002
IEEE
Multiple memory module architecture offers higher performance by providing potentially doubled memory bandwidth. Two key problems in gaining high performance in this kind of archi...
130
click to vote
CODES
2000
IEEE
15 years 9 months ago
2000
IEEE
This paper discusses the trade-off between calculations and memory accesses in a 3D graphics tile renderer for visualization of data from medical scanners. The performance require...
162
click to vote
ISCA
1999
IEEE
15 years 8 months ago
1999
IEEE
Information integrity in cache memories is a fundamental requirement for dependable computing. Conventional architectures for enhancing cache reliability using check codes make it...
105
click to vote
ISCA
1998
IEEE
15 years 8 months ago
1998
IEEE
Control-flow misprediction penalties are a major impediment to high performance in wide-issue superscalar processors. In this paper we present Selective Eager Execution (SEE), an ...
144
click to vote
UML
1999
Springer
15 years 8 months ago
1999
Springer
UML has established itself as the leading OO analysis and design methodology. Recently, it has also been increasingly used as a foundation for representing numerous (diagrammatic) ...