Sciweavers

264 search results - page 35 / 53
» Network-on-Chip Architecture Exploration Framework
Sort
View
ASPDAC
2004
ACM
96views Hardware» more  ASPDAC 2004»
13 years 11 months ago
Rate analysis for streaming applications with on-chip buffer constraints
While mapping a streaming (such as multimedia or network packet processing) application onto a specified architecture, an important issue is to determine the input stream rates tha...
Alexander Maxiaguine, Simon Künzli, Samarjit ...
SC
2009
ACM
14 years 2 months ago
Robust workflows for science and engineering
Scientific workflow tools allow users to specify complex computational experiments and provide a good framework for robust science and engineering. Workflows consist of pipelines ...
David Abramson, Blair Bethwaite, Colin Enticott, S...
MM
2006
ACM
157views Multimedia» more  MM 2006»
14 years 1 months ago
Cyborglogging with camera phones: steps toward equiveillance
We present “equiveillance” as a conceptual framework for understanding the balance between surveillance and sousveillance. In addition to this conceptual framework we also pre...
Steve Mann, James Fung, Raymond Lo
ICCAD
2004
IEEE
100views Hardware» more  ICCAD 2004»
14 years 4 months ago
DynamoSim: a trace-based dynamically compiled instruction set simulator
Instruction set simulators are indispensable tools for the architectural exploration and verification of embedded systems. Different techniques have recently been proposed to spe...
Massimo Poncino, Jianwen Zhu
IRI
2005
IEEE
14 years 1 months ago
Data integration for capital projects via community-specific conceptual representations
Although data integration has been a research subject for decades in the AEC (Architecture Engineering Construction) industry whose data is usually highly fragmented, nowadays we ...
Yimin Zhu, Mei-Ling Shyu, Shu-Ching Chen