Sciweavers

264 search results - page 8 / 53
» Network-on-Chip Architecture Exploration Framework
Sort
View
TIT
2002
63views more  TIT 2002»
13 years 7 months ago
Fibonacci and Galois representations of feedback-with-carry shift registers
Feedback with carry shift registers (FCSRs) are a class of finite state devices that are similar to linear feedback shift registers (LFSRs) in their simplicity and statistical ran...
Mark Goresky, Andrew Klapper
RSP
2003
IEEE
132views Control Systems» more  RSP 2003»
14 years 22 days ago
Rapid Exploration of Pipelined Processors through Automatic Generation of Synthesizable RTL Models
As embedded systems continue to face increasingly higher performance requirements, deeply pipelined processor architectures are being employed to meet desired system performance. ...
Prabhat Mishra, Arun Kejariwal, Nikil Dutt
DATE
2009
IEEE
105views Hardware» more  DATE 2009»
14 years 2 months ago
UMTS MPSoC design evaluation using a system level design framework
Rapid design space exploration with accurate models is necessary to improve designer productivity at the electronic system level. We describe how to use a new event-based design f...
Douglas Densmore, Alena Simalatsar, Abhijit Davare...
ISCA
2005
IEEE
128views Hardware» more  ISCA 2005»
14 years 1 months ago
An Evaluation Framework and Instruction Set Architecture for Ion-Trap Based Quantum Micro-Architectures
: The theoretical study of quantum computation has yielded efficient algorithms for some traditionally hard problems. Correspondingly, experimental work on the underlying physical...
Steven Balensiefer, Lucas Kreger-Stickles, Mark Os...
ISPASS
2006
IEEE
14 years 1 months ago
Accelerating architectural exploration using canonical instruction segments
Detailed microarchitectural simulators are not well suited for exploring large design spaces due to their excessive simulation times. We introduce AXCIS, a framework for fast and ...
Rose F. Liu, Krste Asanovic