Sciweavers

208 search results - page 4 / 42
» New Directions in Debugging Hardware Designs
Sort
View
ICCAD
1998
IEEE
76views Hardware» more  ICCAD 1998»
13 years 11 months ago
Functional debugging of systems-on-chip
Due to the exponential growth of both design complexity and the number of gates per pin, functional debugging has emerged as a critical step in the development of a system-on-chip...
Darko Kirovski, Miodrag Potkonjak, Lisa M. Guerra
DAC
2009
ACM
14 years 8 months ago
A real-time program trace compressor utilizing double move-to-front method
This paper introduces a new unobtrusive and cost-effective method for the capture and compression of program execution traces in real-time, which is based on a double move-to-fron...
Vladimir Uzelac, Aleksandar Milenkovic
CSB
2004
IEEE
123views Bioinformatics» more  CSB 2004»
13 years 11 months ago
A New Hardware Architecture for Genomic and Proteomic Sequence Alignment
We describe a novel hardware architecture for genomic and proteomic sequence alignment which achieves a speed-up of two to three orders of magnitude over Smith-Waterman dynamic pr...
Greg Knowles, Paul Gardner-Stephen
ITC
2003
IEEE
110views Hardware» more  ITC 2003»
14 years 22 days ago
An extension to JTAG for at-speed debug on a system
When developing new designs, debugging the prototype is important to resolve application malfunction. During this board design debug, often a few pins of an IC are measured to che...
Leon van de Logt, Frank van der Heyden, Tom Waayer...
ASPDAC
2000
ACM
97views Hardware» more  ASPDAC 2000»
13 years 12 months ago
Symbolic debugging of globally optimized behavioral specifications
Symbolic debuggers are system development tools that can accelerate the validation speed of behavioral specifications by allowing a user to interact with an executing code at the ...
Inki Hong, Darko Kirovski, Miodrag Potkonjak, Mari...