Sciweavers

73 search results - page 9 / 15
» New Results on Instruction Cache Attacks
Sort
View
ISCA
1997
IEEE
78views Hardware» more  ISCA 1997»
13 years 11 months ago
Trading Conflict and Capacity Aliasing in Conditional Branch Predictors
As modern microprocessors employ deeper pipelines and issue multiple instructions per cycle, they are becoming increasingly dependent on accurate branch prediction. Because hardwa...
Pierre Michaud, André Seznec, Richard Uhlig
JUCS
2000
120views more  JUCS 2000»
13 years 7 months ago
Execution and Cache Performance of the Scheduled Dataflow Architecture
: This paper presents an evaluation of our Scheduled Dataflow (SDF) Processor. Recent focus in the field of new processor architectures is mainly on VLIW (e.g. IA-64), superscalar ...
Krishna M. Kavi, Joseph Arul, Roberto Giorgi
ICCD
2008
IEEE
142views Hardware» more  ICCD 2008»
14 years 4 months ago
Making register file resistant to power analysis attacks
— Power analysis attacks are a type of side-channel attacks that exploits the power consumption of computing devices to retrieve secret information. They are very effective in br...
Shuo Wang, Fan Zhang, Jianwei Dai, Lei Wang, Zhiji...
ICPADS
1998
IEEE
13 years 11 months ago
A Dualthreaded Java Processor for Java Multithreading
Java-Web Computing paradigm changed Internet into computing environment. For Java-Web Computing and many Java applications, a new Java processor, called simultaneous multithreaded...
Chun-Mok Chung, Shin-Dug Kim
GLOBECOM
2008
IEEE
13 years 8 months ago
Bypassing Security Toolbars and Phishing Filters via DNS Poisoning
—Security toolbars are used to protect naive users against phishing attacks by displaying warnings on suspicious sites. Recently, web browsers have added built-in phishing filte...
Saeed Abu-Nimeh, Suku Nair