Sciweavers

19986 search results - page 3703 / 3998
» On Designing Software Architectures
Sort
View
IJCNN
2000
IEEE
15 years 10 months ago
Analog Hardware Implementation of the Random Neural Network Model
This paper presents a simple continuous analog hardware realization of the Random Neural Network (RNN) model. The proposed circuit uses the general principles resulting from the u...
Hossam Abdelbaki, Erol Gelenbe, Said E. El-Khamy
IPPS
2000
IEEE
15 years 10 months ago
FANTOMAS: Fault Tolerance for Mobile Agents in Clusters
Abstract. To achieve an efficient utilization of cluster systems, a proper programming and operating environment is required. In this context, mobile agents are of growing interes...
Holger Pals, Stefan Petri, Claus Grewe
ISCA
2000
IEEE
90views Hardware» more  ISCA 2000»
15 years 10 months ago
A scalable approach to thread-level speculation
While architects understandhow to build cost-effective parallel machines across a wide spectrum of machine sizes (ranging from within a single chip to large-scale servers), the re...
J. Gregory Steffan, Christopher B. Colohan, Antoni...
MICRO
2000
IEEE
133views Hardware» more  MICRO 2000»
15 years 10 months ago
Compiler controlled value prediction using branch predictor based confidence
Value prediction breaks data dependencies in a program thereby creating instruction level parallelism that can increase program performance. Hardware based value prediction techni...
Eric Larson, Todd M. Austin
TOOLS
2000
IEEE
15 years 10 months ago
Testing-for-Trust: The Genetic Selection Model Applied to Component Qualification
This paper presents a method and a tool for building trustable OO components. The methodology is based on an integrated design and test approach for OO software components. It is ...
Benoit Baudry, Vu Le Hanh, Yves Le Traon
« Prev « First page 3703 / 3998 Last » Next »