Sciweavers

1187 search results - page 7 / 238
» On Modeling Cross-Talk Faults
Sort
View
DFT
2003
IEEE
114views VLSI» more  DFT 2003»
14 years 1 months ago
CodSim -- A Combined Delay Fault Simulator
Delay faults are an increasingly important test challenge. Traditional delay fault models are incomplete in that they only model a subset of delay defect behaviors. To solve this ...
Wangqi Qiu, Xiang Lu, Zhuo Li, D. M. H. Walker, We...
ICCAD
2006
IEEE
134views Hardware» more  ICCAD 2006»
14 years 5 months ago
A delay fault model for at-speed fault simulation and test generation
We describe a transition fault model, which is easy to simulate under test sequences that are applied at-speed, and provides a target for the generation of at-speed test sequences...
Irith Pomeranz, Sudhakar M. Reddy
GLVLSI
1999
IEEE
92views VLSI» more  GLVLSI 1999»
14 years 26 days ago
Fault Coverage Estimation for Early Stage of VLSI Design
This paper proposes a new fault coverage estimation model which can be used in the early stage of VLSI design. The fault coverage model is an exponentially decaying function with ...
Von-Kyoung Kim, Tom Chen, Mick Tegethoff
ITC
1999
IEEE
103views Hardware» more  ITC 1999»
14 years 26 days ago
Resistive bridge fault modeling, simulation and test generation
Resistive bridging faults in combinational CMOS circuits are studied in this work. Circuit-level models are ed to voltage behavior for use in voltage-level fault simulation and te...
Vijay R. Sar-Dessai, D. M. H. Walker
ICMB
2005
IEEE
155views Business» more  ICMB 2005»
14 years 2 months ago
Impacts and Cost of Faults on Services in Cellular Networks
In this paper faults are processed and models of faults in telecommunications networks are proposed in relation to services and revenues. The probability of faults occurring is es...
Okuthe P. Kogeda, Johnson I. Agbinya, Christian W....