Resistive bridge fault modeling, simulation and test generation

Resistive bridging faults in combinational CMOS circuits are studied in this work. Circuit-level models are ed to voltage behavior for use in voltage-level fault simulation and test generation. Fault simulation is done using different test sets in order to study their effectiveness. Test generation is done to detect the highest possible bridging resistance for each fault. Different test sets, power supply voltages, and fault models are studied on the ISCAS85 benchmark circuits.

• Type: Conference
• Year: 1999
• Where: ITC
• Authors: Vijay R. Sar-Dessai, D. M. H. Walker
• Keywords: Fault Simulation, Hardware, ITC 1999, Test Generation, Voltage-level Fault Simulation