Sciweavers

305 search results - page 19 / 61
» On modeling top-down VLSI design
Sort
View
GLVLSI
2009
IEEE
150views VLSI» more  GLVLSI 2009»
14 years 2 months ago
Contradictory antecedent debugging in bounded model checking
In the context of formal verification Bounded Model Checking (BMC) has shown to be very powerful for large industrial designs. BMC is used to check whether a circuit satisfies a...
Daniel Große, Robert Wille, Ulrich Kühn...
VLSID
1999
IEEE
139views VLSI» more  VLSID 1999»
13 years 12 months ago
Processor Modeling for Hardware Software Codesign
In hardware - software codesign paradigm often a performance estimation of the system is needed for hardware - software partitioning. The tremendous growth of application specific...
V. Rajesh, Rajat Moona
VLSID
2000
IEEE
135views VLSI» more  VLSID 2000»
13 years 11 months ago
Performance and Functional Verification of Microprocessors
We address the problem of verifying the correctness of pre-silicon models of a microprocessor. We touch on the latest advances in this area by considering two different aspects of...
Pradip Bose, Jacob A. Abraham
GLVLSI
2007
IEEE
164views VLSI» more  GLVLSI 2007»
14 years 1 months ago
Active bank switching for temperature control of the register file in a microprocessor
An effective thermal management scheme, called active bank switching, for temperature control in the register file of a microprocessor is presented. The idea is to divide the phys...
Kimish Patel, Wonbok Lee, Massoud Pedram
GLVLSI
2000
IEEE
69views VLSI» more  GLVLSI 2000»
13 years 12 months ago
Supporting system-level power exploration for DSP applications
System-level power exploration requires tools for estimation of the overall power consumed by a system, as well as a detailed breakdown of the consumption of its main functional b...
Luca Benini, Marco Ferrero, Alberto Macii, Enrico ...