Sciweavers

909 search results - page 159 / 182
» On the Design of Flexible Real-Time Schedulers for Embedded ...
Sort
View
DSD
2010
IEEE
153views Hardware» more  DSD 2010»
13 years 8 months ago
Simulation of High-Performance Memory Allocators
—Current general-purpose memory allocators do not provide sufficient speed or flexibility for modern highperformance applications. To optimize metrics like performance, memory us...
José Luis Risco-Martín, José ...
FTDCS
1999
IEEE
14 years 22 days ago
roomComputers-Bridging Spaces
Cooperative Rooms (COR) is an interdisciplinary research and development program of GMD in collaboration with partners. Its objective is to design, develop and investigate future ...
Rolf Reinema, Knut A. Bahr, H.-J. Burkhardt, Marie...
TACAS
2000
Springer
89views Algorithms» more  TACAS 2000»
14 years 5 hour ago
The PROSPER Toolkit
Abstract. The Prosper (Proof and Specification Assisted Design Environments) project advocates the use of toolkits which allow existing verification tools to be adapted to a more f...
Louise A. Dennis, Graham Collins, Michael Norrish,...
TVLSI
2010
13 years 3 months ago
LOPASS: A Low-Power Architectural Synthesis System for FPGAs With Interconnect Estimation and Optimization
In this paper, we present a low-power architectural synthesis system (LOPASS) for field-programmable gate-array (FPGA) designs with interconnect power estimation and optimization. ...
Deming Chen, Jason Cong, Yiping Fan, Lu Wan
DAC
2003
ACM
14 years 9 months ago
A retargetable micro-architecture simulator
The capability of performing architectural exploration has become essential for embedded microprocessor design in System-On-Chip. While many retargetable instruction set (ISA) sim...
Wai Sum Mong, Jianwen Zhu