Sciweavers

44 search results - page 1 / 9
» On the Input Acceptance of Transactional Memory
Sort
View
PPL
2010
75views more  PPL 2010»
13 years 9 months ago
On the Input Acceptance of Transactional Memory
We present the Input Acceptance of Transactional Memory (TM). Despite the large interest for performance of TMs, no existing research work has investigated the impact of solving a...
Vincent Gramoli, Derin Harmanci, Pascal Felber
ISCA
2008
IEEE
143views Hardware» more  ISCA 2008»
13 years 11 months ago
TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory
Current hardware transactional memory systems seek to simplify parallel programming, but assume that large transactions are rare, so it is acceptable to penalize their performance...
Jayaram Bobba, Neelam Goyal, Mark D. Hill, Michael...
ISCA
2005
IEEE
101views Hardware» more  ISCA 2005»
14 years 4 months ago
Virtualizing Transactional Memory
Writing concurrent programs is difficult because of the complexity of ensuring proper synchronization. Conventional lock-based synchronization suffers from wellknown limitations, ...
Ravi Rajwar, Maurice Herlihy, Konrad K. Lai
MICRO
2008
IEEE
109views Hardware» more  MICRO 2008»
14 years 5 months ago
Dependence-aware transactional memory for increased concurrency
—Transactional memory (TM) is a promising paradigm for helping programmers take advantage of emerging multicore platforms. Though they perform well under low contention, hardware...
Hany E. Ramadan, Christopher J. Rossbach, Emmett W...