Sciweavers

340 search results - page 25 / 68
» On the Interplay of Parallelization, Program Performance, an...
Sort
View
ASPDAC
2009
ACM
145views Hardware» more  ASPDAC 2009»
14 years 3 months ago
High performance on-chip differential signaling using passive compensation for global communication
— To address the performance limitation brought by the scaling issues of on-chip global wires, a new configuration for global wiring using on-chip lossy transmission lines is pr...
Ling Zhang, Yulei Zhang, Akira Tsuchiya, Masanori ...
INFOCOM
2006
IEEE
14 years 2 months ago
On the Performance of Joint Rate/Power Control with Adaptive Modulation in Wireless CDMA Networks
Abstract— Adaptive rate/power control schemes have great potential to increase the throughput of wireless CDMA networks. In this paper, we investigate the additional gains achiev...
Alaa Muqattash, Tao Shu, Marwan Krunz
DATE
2006
IEEE
159views Hardware» more  DATE 2006»
14 years 2 months ago
Distributed loop controller architecture for multi-threading in uni-threaded VLIW processors
Reduced energy consumption is one of the most important design goals for embedded application domains like wireless, multimedia and biomedical. Instruction memory hierarchy has be...
Praveen Raghavan, Andy Lambrechts, Murali Jayapala...
HPCA
2008
IEEE
14 years 8 months ago
EXCES: External caching in energy saving storage systems
Power consumption within the disk-based storage subsystem forms a substantial portion of the overall energy footprint in commodity systems. Researchers have proposed external cach...
Luis Useche, Jorge Guerra, Medha Bhadkamkar, Mauri...
IEEEINTERACT
2003
IEEE
14 years 1 months ago
High Performance Code Generation through Lazy Activation Records
For call intensive programs, function calls are major bottlenecks during program execution since they usually force register contents to be spilled into memory. Such register to m...
Manoranjan Satpathy, Rabi N. Mahapatra, Siddharth ...